This paper discusses thin film technology based on barium titanate (BaTiO 3 )-epoxy polymer nanocomposites. In particular, we highlight recent developments on high capacitance, large area, thin film passives and their integration in System in a Package (SiP). A variety of nanocomposite thin films ranging from 2 microns to 25 microns thick were processed on PWB substrates by liquid coating or printing processes. SEM micrographs showed uniform particle distribution in the coatings. The electrical performance of composites was characterized by dielectric constant (Dk), capacitance and dissipation factor (loss) measurements. We have designed and fabricated several printed wiring board (PWB) and flip-chip package test vehicles focusing on resistors and capacitors. Two basic capacitor cores were used for this study. One is a layer capacitor. The second capacitor in this case study was discrete capacitor. Resin Coated Copper Capacitive (RC3) nanocomposites were used to fabricate 35 mm substrates with a two by two array of 15mm square isolated epoxy based regions; each having two to six RC3 based embedded capacitance layers. Cores are showing high capacitance density ranging from 15 nF to 30nF depending on Cu area, composition and thickness of the capacitors. In another design, we have used eight layer high density internal core and subsequent fine geometry n (1 to 3) buildup layers to form a n-8-n structure. The eight layer internal core has two resistance layers in the middle and 2 to 6 capacitance layer sequentially applied on the surface. The study also evaluates the resistor materials for embedded passives. Resistors are carbon based pastes and metal based alloys NiCrAlSi. Embedded resistor technology can use either thin film materials, that are applied on the copper foil, or screened carbon based resistor pastes that can achieve any resistor value at any level. For example, combination of 25 ohm per square material and 250 ohm per square material enables resistor ranges from 15 ohms through 30,000 ohms with efficient sizes for the embedded resistors. Similarly, printable resistors can be designed to cover the resistance in the range of 5 ohms to 1 Mohm. The embedded resistors can be laser trimmed to a tolerance of <5% for applications that require tighter tolerance. Reliability of the test vehicles was ascertained by IR-reflow, thermal cycling, PCT (Pressure Cooker Test ) and solder shock. Embedded discrete capacitors were stable after PCT and solder shock. Capacitance change was less than 5% after IR reflow (assembly) preconditioning (3X, 245 o C) and 1400 cycles DTC (Deep Thermal Cycle).
Introduction
Passives account for a very large part of today's electronic assemblies. This is particularly true for digital products such as cellular phones, camcorders, computers and defense devices. Market pressures for new products with more features, smaller size and lower cost virtually demand smaller, compact, complex circuit boards. An obvious strategy is to reduce the number of surface mounted passives by embedding them in the substrate or printed wire boards. In addition, current interconnect technology to accommodate surface mounted passives impose certain limits on board design, which limit the overall circuit speed. Embedding passives is one way to save substrate real estate, conversion cost, reduce parasitic effects and improve performance [1] .
Among the various passives, embedded capacitors deserve special attention as they provide the greatest potential benefit for high density, high speed and low voltage IC packaging. Capacitors can be embedded into the interconnect substrates (printed wiring board, flex, MCM-L, interposer) to provide decoupling, bypass, termination, and frequency determining functions [2, 3] . In order for embedded capacitors to be useful, the capacitive densities must be high enough to make layout areas reasonable. Available commercial polymer composite technology is not adequate for high capacitance density thin film embedded passives. Several polymer nanocomposite studies so far have been focused on processing of high capacitance density thin films within small substrates/wafers [4] [5] [6] [7] . One of the important processing issues in thin film polymer nanocomposite based capacitors is to achieve high capacitance density on large coatings. This paper presents an entire process from design and fabrication to electrical characterization and reliability test of embedded passives on organic multilayered substrates. A variety of thin film capacitor and resistors were utilized to manufacture high-performance embedded passives.
The electrical properties of capacitors fabricated from polymerceramic nanocomposites showed a stable capacitance and low loss over a wide temperature range. We have designed and fabricated several printed wiring board (PWB) and flip-chip package test vehicles focusing on resistors and capacitors. Two basic capacitor cores were used for this study. One is a layer capacitor. The second capacitor in this case study was discrete capacitor. In both cases, capacitance values are defined by the feature size, thickness and dielectric constant of the polymer-ceramic compositions. Nanocomposite can be directly deposited either by liquid coating or screen printing. Alternatively, nanocomposite thin films can be laminated and capacitor laminate can be used as the base substrate for subsequent build-up processing. In the present composite, nano particles control overall electrical properties, whereas the polymer matrix provides better processability and mechanical robustness. The effects of particle size, thickness and loading parameters on the observed electrical performance and the reliability of the embedded capacitors and resistors are presented.
Experimental Procedure
A variety of BaTiO 3 nano particles and their dispersion into epoxy resin were investigated in order to achieve a thin uniform film.
In a typical procedure, BaTiO 3 epoxy nanocomposites were prepared by mixing appropriate amounts of the BaTiO 3 nano powders and epoxy resin in organic solvents. A thin film of this nanocomposite was then deposited on a copper substrate and cured. In the case of laminates, two thin films were prepared, dried and then laminated together.
Electrical properties (capacitance, Dk, loss) of the nanocomposite thin films were measured at room temperature using an impedance /gain-phase analyzer (Model 4194A, HEWLETT-PACKARD). The dielectric constant/capacitance as a function of temperature was determined using a precision LCZ meter (Model 4277A, HEWLETT-PACKARD) at 1MHz. Surface morphology and particle distributions of nanocomposite films were characterized by a LEO 1550 SEM (scanning electron micrograph). Thicknesses of films were determined by Optical microscope and SEM. 
Materials Characterizations:
A real challenge in the development of large area thin film nanocomposites is the incompatibility that exists between the typically hydrophilic nanoparticles and hydrophobic polymer matrix, which leads to nanoparticle agglomeration. As a result inferior coatings with poor performance are obtained. We have identified proper surface treatment that results in excellent dispersability of the nanoparticles and good quality, monolithic coatings when materials are subsequently deposited onto a metallized substrate. Surface treatment of ceramics depends on its' processing routes. Ramesh et al [8] reported silane treatment of hydro thermally prepared BaTiO 3 nano particles. Figure 1 shows series of large area thin and printed films. It is interesting to note that present technology can manufacture large size (19.5 inch X 24 inch) printable and thin film capacitors. The finer details of the particles and their surface morphologies were investigated using SEM. Figure 1(C) and 1(D) show surface morphology of nanocomposites consist of 120 nm and 500 nm particles. Nano particles formed uniform dispersion in the epoxy matrix. The particles in the epoxy matrix are so intimately compacted that analysis of individual particle is difficult. However, closer observation of the micrographs clearly reveals a uniform distribution of closely packed, well connected particles. The electrical properties of ~2-100 mm 2 capacitors fabricated from nanocomposite thin films showed high capacitance density depending on composition, particle size and thickness of the coatings. Figure 2 shows the room temperature capacitance profile measured at 1MHz -10 MHz for a BaTiO 3 epoxy nanocomposite thin film as a typical representative example. It was found that with increasing frequency (1-10 MHz), the capacitance density decreased. Change in capacitance with frequency was less pronounced in the case of thicker films. Most of the nanocomposites tested, 8 m through 25 m thick, for which the BaTiO 3 -based ceramic filler concentration was less than 60 vol%, passed 100 volt test. The breakdown voltage of all nanocomposites below 60 vol% was higher than 3x10 7 V/m, which is high enough for the nanocomposite to serve as an insulating material embedded capacitor. Similarly, tensile strength with 1 oz copper for all nanocomposites below 60 vol% was found to be higher than 3700 PSI. 
Resin Coated Copper Capacitive (RC3) nanocomposites:
RC3 nanocomposites capable of providing bulk decoupling capacitance for a conventional power-power core, or for a three layer Voltage-Ground-Voltage type power core, is described. Epoxy dielectric resin has advantages for embedded passives in terms of processibility, thermal stability, low moisture absorption, high Tg, and versatility. Figure 3 shows a schematic representation of RC3 lamination. The RC3 nanocomposite based embedded capacitors offer many advantages over normal capacitor laminate: 1. RC3 reduces processing steps and substrate thickness 2. It can be used for sequential build up (SBU) technology. 3. Provides tailorable capacitance values from composition and thickness tuning 4. The capacitive composition can be provided in multiple carrier metal or organic films 5. RC3 films can be used as stand alone articles A variety of multilayer capacitors have been fabricated using the optimized RC3 nanocomposites. Specifically, RC3 nanocomposites were used to fabricate 35 mm substrates with a two by two array of 15mm square isolated epoxy based regions; each having six RC3 based embedded capacitance layers. The total TV core consists of eight metal layers. In addition, we have designed and fabricated another eight layer high density internal core and subsequently applied 3 buildup layers to form a 3-8-3 structure. A laser drillable, multilayer substrate capable of providing bulk decoupling capacitance and resistance is described. Here multiple capacitance layers with variable capacitance density and multiple resistance layers with variable resistivity will provide a wide range of capacitor and resistor values. 
Results and Discussion
The demand for high-performance, lightweight, portable computing power is driving the industry toward miniaturization at a rate not seen before. Electronic packaging is evolving to meet the demands of higher functionality in ever smaller packages. To accomplish this, new packaging needs to be able to integrate more dies with greater function, higher I/O counts, smaller pitches, and greater heat densities, while being pushed into smaller and smaller footprints. All these requirements are continuing to move chip packages towards system in a package (SiP) and thinner cross sections. The SiP has four features that can significantly reduce the size of the final assembly. The first is to remove the active components from their package and assemble them directly to the SiP. The most efficient approach is to use Flip Chip Assembly (FCA). Many components have not been designed for FCA but if desired they can be converted to make FCA possible. The second key item is to embed into the PWB as many of the passive components as possible. Resistors with values ranging from 15 ohms to 30,000 ohms can be efficiently embedded. Capacitors that are used for noise suppression (bypass / decoupling) and have values up to 0.1 microfarads (uf) can also be embedded. The SiPs described here will use a Passive Printed Capacitors
Core that incorporates both the resistors and capacitors. The third key item is balancing the component area on both the top and bottom layers. With many passives eliminated and the active components in FCA format, components can be freely placed on top or bottom with little impact on the total height of the SiP assembly. The fourth item is efficiently using connector area. A fine pitch connector that is placed near the edge of the part minimizes the loss of functional area.
Embedded discrete capacitors and resistors
BaTiO 3 epoxy nanocomposites were used to fabricate thin film embedded discrete capacitors. High temperature/pressure lamination was used to embed capacitors in multilayer printed circuit boards. Figure 4 shows a representative test vehicle (TV) and corresponding crosssectional views of screen printed embedded capacitors and resistors.We have used Network Analyzer for high frequency measurements of printable embedded capacitors. The measurements were carried out from 45 MHz to 26GHz. Figure 5 shows the high frequency capacitance profile of 1 cm diameter capacitors. The curve fitting indicates that these capacitors are equivalent to a 1.4 nF bulk capacitance. The excess inductance including probe, via and embedded capacitors was estimated to be 60 pH. 
Test Vehicle with multilayer embedded capacitors
RC3 nanocomposites were used to fabricate multilayer embedded capacitance in the core of a thin-core build-up package substrate [9-10]. This particular package technology lends itself well to single-chip and SiP applications, especially in situations where space constraints are critical and miniaturization is a requirement. The capability for embedded capacitance and the associated ability to reduce discrete component counts create significant additional miniaturization leverage.
This multi-layer structure starts with a core that is constructed using a 110 um thick dielectric layer composed of silica-filled epoxy sandwiched between Cu layers. The optimized ferroelectric polymer based RC3 nanocomposites were used to build up thin film multilayer (4,6,8 layers) cores with embedded capacitance. High temperature/pressure lamination was used to embed capacitance in the multilayer construction. The capacitor fabrication is based on a sequential build-up technology employing a first patternable electrode. After patterning of the electrode, RC3 nanocomposite can be laminated within the structure. Capacitance values are defined by the feature size, thickness and dielectric constant of the polymer-ceramic compositions. A test vehicle (TV) was designed with various sizes, thickness, and values of embedded capacitors. Individual 35 mm substrates with a two by two array of 15mm square isolated epoxy based regions were designed, each having six RC3 based embedded capacitance layers. The total TV core consists of eight metal layers. Design features, including antipad diameters, internal plane pickups for vias, and core via pitch were varied within each 15 mm square region. Probe pads were added for testing capability.
The design incorporated four core via pitches (200 um, 300 um, 400 um, 500 um) and three possible plane pickups that include external plus one internal, external plus two internals, external plus three internals. Antipads of 162 um and 250 um were used. Figure 6A and 6B show top and cross section view of multilayer embedded capacitors. It is possible to make a wide variety of capacitance layer with different thickness. Desired thickness of the film can be achieved by controlling the viscosity of the coatings, composition, and the number of layers deposited. In the present process, we can easily laminate thin films from about 8 microns to about 50 microns. Figure 6B shows a variety of multi-layer embedded capacitors where capacitors were sequentially applied on the surface. This allows multiple capacitor layers in a thin total structure. Resin coated copper capacitive nanocomposite layer does not need to supply any structural support, it can be very thin and A B achieve high values of capacitance per unit area. Also, since it is not structural, the material choices expand significantly. The electrical properties of multilayer embedded capacitors fabricated from RC3 nanocomposite thin films showed high capacitance ranging from 16nF to 28 nF, depending on Cu area, composition and thickness of the capacitors. We have used Network Analyzer for high frequency measurements of printable embedded capacitors. The measurements were carried out from 45 MHz to 26GHz. Figure 7 shows high frequency capacitance profile of 15 mm square capacitors. The curve fitting indicates that these capacitors are equivalent to 23 nF bulk capacitance. When the capacitor is embedded in the substrate, the impedance from the active device to the supporting capacitor can be much lower than with a discrete SMT capacitor. Embedded capacitance tends to be most effective at higher frequencies.
At higher frequencies, the inductive parasitics associated with SMT devices and their termination become limiting. For this reason, large quantities of SMT decaps are often populated to reduce the effective inductance. This is counterproductive to system miniaturization. Due to the distributed nature of embedded capacitance, the inherent impedance and that associated with connection are significantly lower than SMT devices. Therefore, replacing SMT decaps with embedded capacitance at 40:1 or a greater capacitor value ratio improves high frequency performance and miniaturizes the part at the same time. Figure 8 shows the simulated impact on power distribution impedance when discrete SMT capacitors are replaced with embedded capacitance. Impedance is reduced at frequencies greater than 1.5 GHz and high frequency resonances are dampened. 
Test Vehicle with multilayer embedded resistors
Additional layers of the test vehicle were populated with various sizes, geometries, and values of embedded resistors covering the range of 15 ohms to 100 kohms. Embedded resistor technology can use either thin film materials that are applied on the copper foil or screened resistor material that can be applied at any level. The approach chosen in these examples is thin film material and it is incorporated into the center layer of the core. The top of the core uses 25 ohm per square material and the bottom of the core uses 250 ohm per square material. This combination enables resistor ranges from 15 ohms through 30,000 ohms with efficient sizes for the embedded resistors. A total of 6 panels worth of foil resistors with 100 ohm target resistance were processed and tested. Figure 9 summarizes the results. Resistance values within +/-12% of nominal prior to trim were achieved. The embedded B A resistors can be laser trimmed to a tolerance of 5% for applications that require tighter tolerance. Power is also a consideration and the embedded resistor area needs to be matched to the power requirement. In these examples, dissipation of 100 mW could be achieved in a small resistor area. Figure 10 shows a serpentine 10,000 ohm resistor using 250 ohm per square material. One of the features of the passive core is the use of CoreEZ's fine pitch 50 um via diameter on a pitch as small as 200 um. This allows vias to be placed within the legs of the serpentine resistors as shown in Figure 10 . The ability to provide a high density of vias through the resistor network is critical for both signal wiring density and the effectiveness of the capacitor layers.
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Test Vehicle with multilayer embedded capacitors and resistors: System in a package
As a case study, we have designed and fabricated an eight layer high density internal core and three subsequent fine geometry buildup layers to form a 3-8-3 structure (Figure 11) . The eight layer internal core has two resistance layers in the middle and six capacitance layers sequentially applied on the surface. Two basic building blocks are used for this case study. One is an eight layer core. The silica-filled epoxy base substrate with two resistor layers, is sandwiched between six layers of a RC3 nanocomposites. The capacitor fabrication is based on a sequential build-up technology employing a first etched Cu electrode. After patterning of the electrode, the RC3 nanocomposite can be laminated within substrate. The second building block in this case study is the buildup layers used to generate signal layers. The signal (S) layers are comprised of copper features generated using a semi-additive (pattern plating) process. A line thickness of 12 m was achieved with minimum dimensions for line width and space of 35-45 m each. A structure with six signal layers, 6 capacitance layers and two resistance layers is shown in Figure 11 . This allows multiple capacitance layers in a thin total structure. The RC3 nanocomposite layer does not need to supply any structural support; it can be very thin and achieve high values of capacitance per unit area. Also, since it is not structural, the material choices expand significantly. The structure with small vias allows the vias to thread through the legs of the serpentine resistors and significantly improves zdirectional communication. This is especially important when there are multiple voltages that are supported by the capacitor layers. The overall approach lends itself to package miniaturization because capacitance can be increased through multiple layers and reduced thickness to give the desired values in a smaller area. These layers can be accessed because the laser drilled small holes (about 50 um diameter) do not consume large amounts of capacitive area. It has been estimated that this kind of SiP with embedded passives core can reduce package area to ~1 inch 2 , which is about 26X area reduction of that of original PWB [14] . Also, embedding passives within SiP can eliminate 70 0.01uF discrete caps and 150 discrete resistors. 
Reliability
Although embedded passives are more reliable by eliminating solder joints, they also introduce other potential defects such as cracks, material mismatch, delamination, etc. Embedded capacitors are of little value unless they can survive the same rigors of testing that modules or boards would receive. Reliability of the composites was ascertained by PCT, solder shock, IR-reflow and thermal cycling. Representative examples of temperature profiles (25 o C -100 o C) of thin film embedded capacitors are shown in Figure 13 . The electrical properties of capacitors fabricated from BaTiO 3 -epoxy nanocomposites showed a stable capacitance and low loss over a temperature range of 25 o C to 100 o C. The capacitance change was less than 10%. The loss tangent decreases with increasing temperature. Loss change is relatively large and is likely attributed to the base BaTiO 3 which typically show lower loss at higher temperatures. The loss begins to increase near the BaTiO 3 transition temperature [11, 12] . Nanocomposites showed a 5-10 % increase in capacitance after PCT, where samples were exposed to 100 % humidity with a constant pressure 19 PSI at 121 o C. Even though capacitance density is relatively high after this test from original value, the effects are reversible with simple drying. This indicates that the effect is a water absorption phenomena rather than a defect-driven mechanism. Capacitors were also exposed to PCT (4hrs) followed by 15 seconds solder dip at 260 o C. There was no delamination observed after PCT and solder shock. In general, solder dip/shock will accentuate PCT induced defects and cause delamination. This also indicates that the change in capacitance after PCT was merely water absorption phenomenon and not a defect driven mechanism. Capacitors, in some cases, have experienced larger changes (up to ~10%) after 1000 DTC (-55 o C to 125 o C, 10 minute soak) cycles. The initial 200-300 cycles showed the biggest change, while change was minimal after 300 cycles. This large capacitance change could be due to the lack of copper annealing of unassembled boards. We were able to overcome this large initial change by baking and / or IR reflow prior to thermal cycling. Table 1 shows the capacitance change for the board used for IR reflow (assembly) preconditioning (3X, 245 o C) after thermal cycle. The reflowed board showed 3-4% capacitance reduction. All capacitors experienced less than 5% change after 3X, IR reflow and 1400 cycles of thermal cycle (Figure 14) . Similar results (<5%) were observed after 1000 cycles DTC for baked samples (baking at 140 o C /4hrs). Change in capacitance with baking and /or IR reflow indicates copper annealing that could possibly stabilize capacitors prior to thermal cycling. 
Conclusions
Nanomaterials can be used to form printable integrated resistors with controlled sheet resistance, and form capacitors with high capacitance density. A variety of nanomaterials well suited to fabrication of embedded passive components has been developed. In particular, a thin film technology based on barium titanate (BaTiO 3 )-epoxy polymer nanocomposites was developed to manufacture high performance embedded capacitors. The technology is able to produce high capacitance density, large area, thin film capacitors with controlled thickness from about 2 micron to about 25 microns for a series of BaTiO3 epoxy nanocomposites. SEM micrographs showed uniform particle distribution in the composites. High temperature/pressure lamination was used to fabricate embedded test capacitors in a multilayer printed circuit board. Embedded test capacitors were stable with temperature profile (25-100 o C), PCT and solder shock. All capacitors experienced less than 5 % reduction after 3x IR reflow and 1400 cycles DTC. An eight layer core with six embedded capacitance layers was constructed with three additional buildup layers to form a 3-8-3 structure. The combination of the thin-core package and multilayer embedded capacitance core technologies lends itself well to single-chip and system-inpackage applications, especially in situations where space constraints are critical and miniaturization is a requirement. The capability of embedded capacitance and the associated ability to reduce discrete component counts create significant additional miniaturization leverage.
The structure has the resistors in the middle and the capacitors sequentially applied on the surface. This allows multiple capacitance layers with variable capacitance density and multiple resistance layers with variable resistivity in a thin total structure. The structures with small vias have an ability to communicate efficiently in the z-direction to handle the double sided demands. This is an integrated approach centering on three interrelated fronts: (1) materials development and characterization; (2) fabrication and (3) design and electrical characterization at substrate level.
